ABSTRACT This work performs fundamental electrical measurements and a positive bias temperature instability (PBTI) test on an N-type metal oxide semiconductor capacitor (MOSCAP) and a La 2 O 3 dipole-doped N-type MOSCAP. Experimental results show that the dipole-doped N-type MOSCAP has a lower threshold voltage and gate current leakage than do the N-type MOSCAP. After positive bias stress, an abnormal gate current leakage decrease appears in both dipole-doped and normal N-type MOSCAPs under short term stress. Analysis of capacitance and gate current measurements indicate that electron trapping and defect generation cause the change in gate current after positive bias stress. Generally, devices with higher gate leakage have more severe degradation after PBTI. However, in this work, the dipole sample shows a lower initial gate current leakage but higher gate current degradation than those found in the control sample after PBTI. Based on the electrical measurement results and the energy band simulation, a conduction model was proposed to explain the abnormal PBTI of the dipole-doped N-type MOSCAP.
I. INTRODUCTION
In the development of metal oxide semiconductor field effect transistors (MOSFETs), scaling down the size is the main way to enhance performance. In order to maintain a high drive current in MOSFETs, the threshold voltage must decrease as the MOSFET size decreases. In the past production of MOSFETs, several ways were used to lower the threshold voltage, such as impurity doping adjustment, gate metal replacement, and oxide thickness reduction [1] - [4] . Fin Field-Effect Transistor (FinFET) is the novel structure for further minimize the MOSFET size. The most effective way to tune the threshold voltage of FinFET is gate multi metal layer. The multi-metal gate process is usually performed utilizing the poly gate replacement technique and atomic layer deposition (ALD) [5] - [6] . With the FinFET minimizing, it becomes more difficult to deposit multi metal into the gate. A mono dipole layer can achieve the same effect as using multi-metal in terms of threshold voltage adjustment because the dipole layer induces dipole in HfO 2 / SiO 2 interface and changes the threshold voltage of the FinFET. Therefore, the dipole layer seems to be a proper solution to tune the threshold voltage under the device size reduction [7] - [8] . In recent research, the HfO 2 gate dielectric layer was doped with La or Y for the adjustment on the MOSFET threshold voltage [9] - [10] . While, the reliability of such a doped gate dielectric layer becomes worse after doping [11] - [12] .
However, there were still no works to establish physical model to explain this phenomenon. This work demonstrates a severe degradation in reliability in the dipole-doped sample. In order to understand this degradation in reliability, a metal oxide semiconductor capacitor (MOSCAP) was used for the reliability test of the dielectric layer. have been widely used for such dielectric layer reliability tests [13] - [14] . Having almost the same structure as MOSFETs, but with neither a source nor drain, MOSCAPs can be used to accurately analyze the reliability of the dielectric layer. For bias temperature instability in N-type MOSCAPs, high positive bias applications cause electrons to gather in the interface of SiO 2 /HfO 2 , which allows for convenient determination of the conductive mechanism. Although the conductive mechanism has been established in other works [15] - [16] , the cause of severe gate current variations in dipole-doped N-type MOSCAPs after PBTI has not been identified. In this paper, N-type MOSCAPs are used as the control sample while dipole-doped N-type MOSCAPs are used as the dipole sample. Positive bias temperature instability (PBTI) was performed on both the control and dipole samples. A severe change in gate current was found on the dipole sample. Using gate current, capacitance measurement and an energy band simulation, the abnormal PBTI behavior of the dipole layer in MOSCAP can be explained. 
II. EXPERIMENTAL SETUP
In our experiment, we used the N-type MOSCAP as our control sample and a dipole-doped N-type MOSCAP as the dipole sample. Fig. 1(b)(d) shows schematics of both N-type MOSCAP devices. Fig. 1(a) To test the elementary electrical characteristics, shown in Fig. 2 (a)(b), gate current was measured at −0.5V∼1V and capacitance was measured at −0.5V∼1V at 1M Hz. PBTI was also applied to our devices for a reliability test at a gate bias of 2.6V-V T , 1000s stress time, and temperatures of 77K, 300K, and 363K. The percentage of gate current variation after PBTI was extracted from gate current with 1V gate voltage at 0s, 1s, 5s, 10s, 30s, 50s, 100s, 150s, 200s, 300s, 500s, 700s and 1000s of positive bias. The time dependent dielectric breakdown (TDDB) test was applied to our devices as a reliability test at a gate biases of 8V-V T , 7V-V T , 6V-V T and a temperature of 363K. ISE-TCAD software was used for our energy band simulation. All experimental curves were measured using an Agilent B1500 semiconductor parameter analyzer and a Cascade M150 probe station.
III. RESULTS AND DISCUSSION
A comparison of initial capacitances, shown in Fig. 2(c) , indicates that the threshold voltage extracted from capacitance of the dipole sample is 70 mV smaller than the control sample. This means the dipole direction is toward the HfO 2 /SiO 2 interface. On the other hand, the capacitance of the dipole sample is slightly higher than the control sample for the higher k value of La: HfO 2 as compared to the one of undoped HfO 2 [17] .
Due to the different threshold voltages, a threshold voltage correction should be applied to the gate current I-V curve, which is shown in Fig. 2(d) . Therefore, it is evident that the gate current of the dipole sample after threshold voltage correction is smaller than the control sample. In the PBTI test for these two samples, shown in Fig. 3(a)(b) , gate current change shows different tendencies over short and long term stress in both samples, and is especially evident at 363K. Decrease of gate current in short term stress is atypical after PBTI, while gate current usually increases after PBTI due to defect generation. This phenomenon will be explained below. Short term stress can be attributed to electron trapping in HfO 2 , shown in Fig. 4 (a) A rise in the energy band induced by trapping electrons in HfO 2 makes it more difficult for electrons in the N-substrate to tunnel to the gate, which causes a decrease in gate current leakage. In long term stress, the increase of gate current leakage indicates defect generation in HfO 2 , as shown in Fig. 4(b) . As defect generation increases, the HfO 2 layer offers more leakage paths for electrons to increase the gate current leakage. After 1000s of positive bias stress, both electron trapping and defect generation could be observed. It is also worth noting that the dipole sample has a more severe variation in gate current than does the control sample in both short and long term stress. To further clarify the severe gate current variation in the dipole sample after PBTI, Fig. 5(a)(b) shows a comparison of capacitance and gate current variation for both samples after 2.6V and 1000s of stress at 363K. The electron trapping in HfO 2 leads to the change in threshold voltage, and the extent of this electron trapping can be verified by the variation in threshold voltage which has been extracted from the capacitance measurement. As shown in Fig. 5(a) , the capacitance measurement demonstrates an obvious variation of the threshold voltage after short term stress on both devices, which means that the electron trapping occurs on both dipole and control samples after short term stress. In addition, the variation of threshold voltage on the dipole sample is larger than in the control sample, which indicates that the electron trapping in the dipole sample is more severe than in the control sample. The severe electron trapping in the dipole sample contributes to the rise in the energy band which is induced by a dipole in the HfO 2 /SiO 2 interface. The rise in the energy band causes more severe electron trapping and makes it more difficult for electrons in the N-substrate to tunnel to the gate, which leads to the larger decrease in the gate current leakage in the dipole sample than in the control sample. To verify this, we perform an ISE-TCAD simulation of the energy band diagram, as in Fig. 6 , which shows that the dipole near the HfO 2 /SiO 2 interface bends the energy band near that interface. This energy band bending near the HfO 2 /SiO 2 interface enhances the electron trapping in the dipole sample and makes it more difficult for electrons in the N-substrate to tunnel to the gate, which further decreases the gate current after short term stress. The simulation result is consistent with our prediction. In long term stress, the increase of gate current leakage indicates defect generation in HfO 2 , as shown in Fig. 4(b) . Under the large gate voltage, the electron tunnel to TiN from the N substrate; the potential difference in between the HfO 2 /SiO 2 interface, as shown in Fig. 4(b) , accelerates the electrons and produces defects in HfO 2 . As the defect generation increases, the HfO 2 layer offers more leakage paths for electrons to increase the gate current leakage. After 1000s of positive bias stress, both electron trapping and defect generation could be observed. It is also worth noting that the dipole sample has a more severe variation in gate current than does the control sample in both short and long term stress. Fig. 5(b) shows the gate leakage differences in control and dipole samples after a threshold voltage correction. Obviously, the gate leakage of the dipole sample increases more than that of the control sample, which indicates that the defect generation is also more severe than in the dipole sample. This is an abnormal degradation after PBTI because the dipole sample has a lower gate current leakage. Generally speaking, a lower gate current leakage leads to less degradation. However, in this case, we find a lower gate current leakage, but more severe degradation in the dipole sample. The energy band bending induced by the dipole may be the reason for this severe gate current variation in the dipole sample after 1000s stress. To verify our prediction, we perform an ISE-TCAD simulation of the energy band diagram, shown in Fig. 6 , which shows that the dipole near the HfO 2 /SiO 2 interface bends the energy band near that interface and enlarges the potential difference of the HfO 2 /SiO 2 interface. The larger potential difference of the HfO 2 /SiO 2 interface enhances the defect generation in HfO 2 , which causes the severe gate current degradation in the dipole sample.
In addition, the time dependent dielectric breakdown (TDDB) test was applied to the control and dipole samples to verify the extent of defect generation. In the TDDB experiment, gate voltage was applied for 6V-V T , 7V-V T , 8V-V T , and the temperature was set at 363K. Under the high gate voltage for the long term, the electrons tunnel to TiN from the N substrate with a large kinetic energy, produced by the potential energy difference in the interface, to generate defects in HfO 2 . As defects increase, the leakage continuously increases and finally causes a soft breakdown [18] - [19] . The TDDB Weibull distribution, shown in Fig. 7 , demonstrates that the lifetime of the dipole sample is shorter than the control sample under the same stress condition, meaning that the defect generation of the dipole sample is more serious than in the control sample. The experimental result of TDDB is consistent with the PBTI result in our device.
Finally, we combine our experimental result and energy band simulation to explain the severe gate current variation in the dipole sample, as shown in Fig. 8(a)(b) . Dipoles near the interface of HfO 2 and SiO 2 in the dipole sample enlarge the difference between the Ntype Si and HfO 2 conduction bands. Therefore, electrons gain higher kinetic energy to enhance electron trapping and defect generation in the dipole sample. Due to the severe electron trapping and defect generation, the dipole sample shows a larger gate variation after 1000s of PBTI.
As a result, the dipole sample shows more severe electron trapping and defect generation than the control sample under both short and long term positive bias stress, which can clearly explain the larger gate current variation.
IV. CONCLUSION
This work demonstrates an abnormal decrease of gate current in both the control and dipole samples after short term stress and more severe gate current variation in the dipole than in the control sample after 1000s PBTI. Electrical measurements and an energy band simulation indicate that these phenomena are caused by electron trapping and defect generation under PBTI. In short term stress, electron trapping dominates the decrease in gate current, while in long term stress the increase of gate current is mainly caused by defect generation. This can be further verified by threshold voltage variation extracted from capacitance and change in gate current after 1000s positive bias stress. In both long and short term stress, the dipole-doped N-type MOSCAP shows more severe gate current variations than does the normal N-type MOSCAPs. This confirms that electron trapping and defect generation under PBTI are both more significant in dipole-doped N-type MOSCAPs. As the result of a rise in energy band induced by the dipoles, the electron in the dipole sample has higher kinetic energy under positive bias stress, allowing for easier electron trapping and defect generation. Therefore, gate current variation is more severe in the dipole sample than in the control sample under PBTI.
